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Abstract
The number of cores per chip keeps increasing in order to improve performance while controlling the power. According to
semiconductor roadmaps, future computing systems while reach the scale of 1 Tera devices in a single package. Firstly, such Tera-
device systems will expose a large amount of parallelism that cannot be easily and efficiently exploited by current applications and
programming models. Secondly, the reliability of Tera-device systems will become a critical issue. Finally, we need to simplify the
design of such systems. TERAFLUX aims at providing a framework based on dataflow concepts that could provide a solution for
all the three above challenges. We briefly present here our idea on the architectural support for the TERAFLUX execution model.
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1. Overview of the TERAFLUX project
The TERAFLUX project aims to develop new programming models, compiler analysis and optimization technolo-
gies, and to build a scalable, reliable architecture based mostly on off the shelf components. Data-flow principles are
exploited at all levels to overcome the current limitations. While parallel systems have been around for many years, they
were usually programmed and tuned by experts. In the future large scale systems will be widely available and therefore
exploiting efficiently the available parallelism will have to be easy enough to be accessible by the common user. We
propose to use a model that offers dataflow scheduling of parallel execution threads. Combining multithreading with
dataflow allows exploiting the available parallelism without the overheads of the original dataflow techniques. In this
paper we focus on the architectural support for a data-driven execution model at level of threads.
2. Distributed Thread Scheduler (DTS)
The Execution model heavily relies on exchanging data threads in a producer-consumer fashion (therefore we refer
to this model also as “dataflow execution model” [1,3–5]). In order to support the data driven execution of threads,
each core also includes a hardware module that handles the scheduling of threads, the Local Thread Scheduling Unit
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conference organizers and published by Elsevier B.V. Open access under CC BY-NC-ND license.(L-TSU). In addition to the cores, the nodes also contain a hardware module to coordinate the scheduling of the data
driven threads across nodes, the Distributed Thread Scheduling Unit (D-TSU), as well as a hardware module that
monitors the performance and faults of the cores, the Distributed Fault Detection Unit (D-FDU). The set of all L-TSU
and D-TSU make the DTS. Nodes are connected via an inter-node network, the Network on Chip (NoC).
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[Fig. 1. (a) Teraflux Basic Archictecture. (b) Scheduling Example.
. Distributed Thread Scheduler (DTS) and Execution Model
In TERAFLUX we identify different types of threads. They differ in the characteristics of their code and functional-
ties that they may use. The compiler tool will be able to identify the different types of threads. The DF-threads allow us
o repeat their execution in case of recovery from faults or even for speculation: it should always be possible to repeat
he execution of a DF-thread, eventually discard the results of one of two instances of two speculative executions.
igure 1(b) shows two nodes of four cores. The L-TSU is represented in yellow inside each core Cjk. The D-TSU is
epresented in orange and it is one per node. If the scheduling cannot happen inside a core the requests are forwarded
o other cores or nodes (through the D-TSU).
The execution model makes use of special instructions (ISA-extensions) to support the execution of data-flow
hreads (DF-threads). The project supports the fundamental and complementary concepts of the models developed by
he different partners of the projects. In particular the DTA [4] and DDM [1] fine-grain threaded data-flow models as
ell as the StarSs [6] coarse-grain threaded task data-flow model.
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